SiS9252

Projected Capacitive

Touch-Screen Micro Processor

Data sheet

Rev. 1.1
March 27, 2013

Revision History

Date	Rev	Description
April 23, 2012	0.7	Initial Release
May 21, 2012	0.8	Update Pin Assignment
July 24, 2012	0.9	Update Table1
October 08, 2012	1.0	Update Pin Assignment
March 27, 2013	1.1	Update General Description

Contents

1 GENERAL DESCRIPTION 5

2 FEATURES 7

3 PIN ASSIGNMENT 8

4 PIN DESCRIPTION 9

4.1 ADC INTERFACE 9
4.2 PIN DESCRIPTION 10
4.3 I2C INTERFACE 10
4.4 GPIO INTERFACE 10
4.5 UART INTERFACE 11
4.6 POWER AND GROUND SIGNALS 11

5 ELECTRICAL CHARACTERISTICS 12

5.1 ABSOLUTE MAXIMUM RATINGS 12
5.2 DC CHARACTERISTICS 12
5.3 PACKING INFORMATION 13

6 MECHANICAL DIMENSION 14

7 COPYRIGHT NOTICE 16

Figures

FIGURE 1 SIS9252 SYSTEM DIAGRAM 6

Tables

TABLE 1 ABSOLUTE MAXIMUM RATINGS 12

TABLE 2 DC CHARACTERISTICS OF I/O INTERFACE 12

TABLE 3 PACKING INFO. 13

TABLE 4 PACKAGE DIMENSION 15

1 General Description

With accumulated PC-based chipset experiences and innovative technologies, SiS has delivered the best performance platforms and recognized as a top Stable Image Chipset Solution provider over the past decades. To further catch ride with the popularity of touch-screen devices launching, SiS9252 was developed to provide an optimal touch screen solution to OEM and ODM vendors for the new generation platform applications.

SiS9252, a 32bit RISC touch-screen panel processor with the 12bits Analog-to-Digital Converter (12bits ADC) provides 35 pins TX and 20 pins RX sensing lines for supporting up to 10.1” projected capacitive touch sensor(TP sensing pitch is 6.5mm). SiS9252 provides I2C interface for communicating with host system. An embedded UART port is designed for further debugging and specific R&D applications. Implemented Watchdog Timer and Event Timer serve add-on-value functions for flexibility and creativity. Besides, Power on Demand technology design effectively reduces power-consumption to meet environmental protection requirements. More than that, GPIO feature ensures expandability on both H/W and S/W applications. Taking advantage of above features, SiS9252 enables designers to create new usage model of touch-screen products for Android based system.

The embedded 12-bit ADC feature allows users to experience an operating environment of high resolution and high sampling rate. This extraordinary design is just right for those user-oriented vendors to deliver real-time and seamless playback. The high speed MCU with a filtering management algorithm implements to manage vivid gestures for enabling more direct and natural interaction in your applications. To effective filter out the unexpected coupling noise by hand/fingers operation on LCD/LED panel, SiS9252 has implemented a unique know-how based on the perfect architecture of its H/W, firmware and embedded filters. With its advanced technology algorithm, it can automatically adjusting and compensating the sensing methodology to ensure the good touch quality, sensitivity and response-time under various changing humidity, temperature and other environmental factors.



Figure 1 SiS9252 System Diagram

2 Features

■ High Performance RISC Processor

- Embedded high performance 32-bit processor.
- Supports frequency scaling up to 96MHz system clock
- 16K Byte instruction cache
- 24K Byte Data SRAM.
- Supports Interrupt controller
- Support WatchDog timer
- Support Event Timers
- Embedded 64KB Flash ROM
- Internal 12MHz clock

■ Serial Peripheral Interface Master/Slave Controller

- Support I2C Master/Slave interface
- Support UART port
- Up to 4 GPIO channel

■ Analog System

- Support up to 20RX and 35TX sensing pads.

  (Note: Dummy Pin is must; the Dummy Pin can be either TX or RX)
- Dual 12 bits resolution Analog-to-Digital Converter.
- Support dynamic Power On Demand scheme for power saving at full loading, idle and sleep mode.

■ 88 Pins QFN Green Package

3 Pin Assignment



4 Pin Description

4.1 ADC interface

Pin Name	Pin Attr	Description
TX0	Out	Sense signal output pin
TX1	Out	Sense signal output pin
TX2	Out	Sense signal output pin
TX3	Out	Sense signal output pin
TX4	Out	Sense signal output pin
TX5	Out	Sense signal output pin
TX6	Out	Sense signal output pin
TX7	Out	Sense signal output pin
TX8	Out	Sense signal output pin
TX9	Out	Sense signal output pin
TX10	Out	Sense signal output pin
TX11	Out	Sense signal output pin
TX12	Out	Sense signal output pin
TX13	Out	Sense signal output pin
TX14	Out	Sense signal output pin
TX15	Out	Sense signal output pin
TX16	Out	Sense signal output pin
TX17	Out	Sense signal output pin
TX18	Out	Sense signal output pin
TX19	Out	Sense signal output pin
TX20	Out	Sense signal output pin
TX21	Out	Sense signal output pin
TX22	Out	Sense signal output pin
TX23	Out	Sense signal output pin
TX24	Out	Sense signal output pin
TX25	Out	Sense signal output pin
TX26	Out	Sense signal output pin
TX27	Out	Sense signal output pin
TX28	Out	Sense signal output pin
TX29	Out	Sense signal output pin
TX30	Out	Sense signal output pin
TX31	Out	Sense signal output pin
TX32	Out	Sense signal output pin
TX33	Out	Sense signal output pin
TX34	Out	Sense signal output pin
RX0	In	Sense signal input pin
RX1	In	Sense signal input pin
RX2	In	Sense signal input pin
RX3	In	Sense signal input pin
RX4	In	Sense signal input pin
RX5	In	Sense signal input pin
RX6	In	Sense signal input pin
RX7	In	Sense signal input pin
RX8	In	Sense signal input pin

RX9	In	Sense signal input pin
RX10	In	Sense signal input pin
RX11	In	Sense signal input pin
RX12	In	Sense signal input pin
RX13	In	Sense signal input pin
RX14	In	Sense signal input pin
RX15	In	Sense signal input pin
RX16	In	Sense signal input pin
RX17	In	Sense signal input pin
RX18	In	Sense signal input pin
RX19	In	Sense signal input pin

4.2 Pin Description

Pin Name	Pin Attr	Description
INT	Out	Interrupt pin sending request to HOST
RESET#	In	Low active power on reset signal
Test1	PWR	Connect to external capacitor is required
C1P	PWR	Connect to external capacitor
C1N	PWR	Connect to external capacitor
C2P	PWR	Connect to external capacitor
C2N	PWR	Connect to external capacitor
C3P	PWR	Connect to external capacitor
C3N	PWR	Connect to external capacitor
C4P	PWR	Connect to external capacitor
C4N	PWR	Connect to external capacitor
HVDD	PWR	Connect to external capacitor
CHVDD	PWR	Connect to external capacitor

4.3 I2C Interface

Pin Name	Pin Attr	Description
I2C_CLK	In/Out	I2C serial clock input/output
I2C_DA	In/Out	I2C serial data input/output

4.4 GPIO Interface

Pin Name	Pin Attr	Description
GPIO1	In/Out	General purpose input/output port
GPIO2	In/Out	General purpose input/output port
GPIO3	In/Out	General purpose input/output port
GPIO4	In/Out	General purpose input/output port

4.5 UART Interface

Pin Name	Pin Attr	Description
UART_RX	In	Incoming Data from a master
UART_TX	Out	Outgoing Data to a slave

4.6 Power and Ground Signals

Name	Volt	Power Plane	Type Attr
OVDD	3.3V	MAIN	Digital
VSS	0V	GROUND	Digital
LVDD	3.3V	MAIN	Analog
AVDD	3.3V	MAIN	Analog
AVSS	0V	GROUND	Analog

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 1 shows SIS9252 stress ratings only. Extended exposure to the maximum ratings might degrade device reliability. Although SIS9252 has protective circuitry to resist damage from electrostatic discharge (ESD), precautions should always be taken to avoid high voltage or electric field.

Table 1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
Tstorage	Storage Temperature	-40	90	℃	
Ta	Ambient Operating Temperature	-20	85	℃	
OVDD, AVDD LVDD	3.3V Supply Voltage	-0.3	3.6	V	

5.2 DC Characteristics

OVDD=3.3V+/-5%, AVDD=3.3V+/-5%, LVDD=3.3V+/-5%

AVSS=VSS=GND=0V,

Table 2 DC Characteristics of I/O Interface

Symbol	Parameter	Min	Max	Unit	Notes
VIH_TTL	TTL Input High Voltage	2	OVDD+0.3	V	1
VIL_TTL	TTL Input Low Voltage	-0.3	0.8	V	1
VOH_TTL	TTL Output High Voltage	0.9* OVDD		V	1
VOL_TTL	TTL Output Low Voltage		0.45	V	1
IOH_TTL	TTL Output High Current	-4		mA	1
IOL_TTL	TTL Output Low Voltage		4	mA	1

NOTES:

1. Parameter applies to following pins:
   GPIO[3:0], I2C_*, UART_*, INT and RESET#.

5.3 Packing Information

Table 3 Packing Info.

Not take off the seal (Al Bag)			Take off the seal (Al Bag)		
Preserved conditions		Storage life	General Preserved conditions		Storage life
Temperature	Humidity		Temperature	Humidity	
(℃)	(%RH)		(℃)	(%RH)	
0 ~ 40 ℃	＜ 90%RH	12 Months	25 ± 5 ℃	＜ 60%RH	168 Hours

6 Mechanical Dimension





Table 4 Package Dimension

* CONTROLLING DIMENSION : MM

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	---	---	0.90	---	---	0.035
A1	0.00	0.01	0.05	0.00	0.0004	0.002
A2	---	0.65	0.70	---	0.026	0.028
A3	0 20 REF.			0.008 REF.		
b	0.13	0.18	0.23	0.005	0.007	0.009
D	10 00 bsc			0.394 bsc		
D1	9.75 bsc			0.384 bsc		
D2	5.45	5.60	5.75	0.215	0.220	0.226
E	10.00 bsc			0.394 bsc		
E1	9.75 bsc			0.384 bsc		
E2	5.45	5.60	5.75	0.215	0.220	0.226
L	0.30	0.40	0.50	0.012	0.016	0.020
e	0.40 bsc			0.016 bsc		
θ1	0°	---	12°	0°	---	12°
R	0.065	---	---	0.003	---	---
TOLERANCES OF FORM AND POSITION						
aaa	0.10			0.004		
bbb	0.10			0.004		
ccc	0.05			0.002		

7 Copyright Notice

-

Trademarks

SiS is a registered trademark of Silicon Integrated Systems Corp.

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.

Disclaimer

Silicon Integrated Systems Corp. makes no representations or warranties regarding the Contents of this manual. We reserve the right to revise the manual or make changes in the specifications of the product described within it at any time without notice and without obligation to notify any person of such revision or change. The information contained in this manual is provided for the general use by our customers. Our customers should be aware that the personal computer field is the subject of many patents. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Silicon Integrated Systems Corp. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

Restricted Rights Legend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.